



ExaScience Lab
Intel Labs Europe




EXASCALE COMPUTING

THE SNIPER MULTI-CORE SIMULATOR

- 10:00 INTRODUCTION & SNIPER RATIONALE
- 10:30 INTERVAL SIMULATION
- 11:00 – COFFEE BREAK –
- 11:30 VALIDATION RESULTS
- 11:45 RUNNING SIMULATIONS AND PROCESSING RESULTS
- 12:30 VISUALIZATION & DEMO
- 13:00 – END –

INTEL EXASCIENCE LAB

- Collaboration between Intel, imec and 5 Flemish universities
- Study Space Weather as an HPC workload





ExaScience Lab
Intel Labs Europe



EXASCALE COMPUTING

THE SNIPER MULTI-CORE SIMULATOR INTRODUCTION


WIM HEIRMAN, TREVOR E. CARLSON, IBRAHIM HUR
KENZO VAN CRAEYNEST AND LIEVEN EECKHOUT



[HTTP://WWW.SNIPERSIM.ORG](http://www.snipersim.org)
TUESDAY, JANUARY 22TH, 2013
HIPEAC 2013, BERLIN

TRENDS IN PROCESSOR DESIGN: CACHE

- Cache sizes are increasing



TRENDS IN PROCESSOR DESIGN: CORES

- Number of cores per node is increasing
 - 2001: Dual-core POWER4
 - 2005: Dual-core AMD Opteron
 - 2011: 10-core Intel Xeon Westmere-EX
 - 2012: Intel MIC Knights Corner (60+ cores)

SIMULATION

- Design tomorrow's processor using today's hardware
- Simulation
 - Obtain performance characteristics for new architectures
 - Architectural exploration
 - Early software optimization

DEMANDS ON SIMULATION ARE INCREASING

- Increasing core counts
 - Linear increase in simulator workload
 - Single-threaded simulator sees a rising gap
 - workload: increasing target cores
 - available processing power: near-constant single-thread performance of host machine
 - Need to use all cores of the host machine
 - Parallel simulation

DEMANDS ON SIMULATION ARE INCREASING

- Increasing cache size
 - Need a large working set to fully exercise a large cache
 - Scaled-down applications won't exhibit the same behavior
 - Long-running simulations are required

UPCOMING CHALLENGES

- **Future systems will be diverse**
 - Varying processor speeds
 - Varying failure rates for different components
 - Homogeneous applications become heterogeneous
- **Software and hardware solutions are needed to solve these challenges**
 - Handle heterogeneity (reactive load balancing)
 - Be fault tolerant
 - Improve power efficiency at the algorithmic level (extreme data locality)
- **Hard to model accurately with analytical models**

FAST AND ACCURATE SIMULATION IS NEEDED

- Simulation use cases
 - Architecture exploration
 - Pre-silicon software optimization
 - [Validation]
- Cycle-accurate simulation is too slow for exploring multi/many-core design space and software
- Key questions
 - Can we raise the level of abstraction?
 - What is the right level of abstraction?
 - When to use these abstraction models?

EXPERIMENT DESIGN IN ARCHITECTURE EXPLORATION/EVALUATION


- Optimizing the probability of success (i.e., finding the best architecture/parameters):
 - Coverage: how many architecture configurations can I run
 - Confidence: # benchmarks, re-runs for variable applications
 - Accuracy: simulation model detail vs. runtime
- How many scenarios can I run?
 - N = total number of simulation scenarios
 - d = days until paper deadline
 - t = average time per simulation
 - B = number of benchmarks
 - A = number of architectures

$$N = \frac{d}{t \times B \times A}$$


minimize t to maximize N

FAST OR ACCURATE SIMULATION?


Cycle-accurate simulator



Higher-abstraction level simulator




THE ARCHITECTURE DESIGN WATERFALL



NEEDED DETAIL DEPENDS ON FOCUS

Component	Single-event time scale	Required sim time
RTL	single clock cycle	millions of cycles
OOO execution		
Core memory ops		
L1 cache access		
LLC access		
Off-socket	microseconds	seconds




SNIPER: A FAST AND ACCURATE SIMULATOR

- Hybrid simulation approach
 - Analytical interval core model
 - Micro-architecture structure simulation
 - branch predictors, caches (incl. coherency), NoC, etc.
- Hardware-validated, Pin-based
- Models multi/many-cores running multi-threaded and multi-program workloads
- Parallel simulator scales with the number of simulated cores
- Available at <http://snipersim.org>



DETAILED MODEL VS. INTERVAL SIM




Balanced architecture
Main factors in core performance:

- Parallelism exposed by ROB
- Miss events



INTERVAL SIMULATION

Out-of-order core performance model with in-order simulation speed




CYCLE STACKS

- Where did my cycles go?
- CPI stack
 - Cycles per instruction
 - Broken up in components
- Normalize by either
 - Number of instructions (CPI stack)
 - Execution time (time stack)
- Different from miss rates:
cycle stacks directly quantify
the effect on performance




CYCLE STACKS AND SCALING BEHAVIOR


- Scaling to more cores, larger input set size
- How does execution time scale, and why?



ADVANCED VISUALIZATION: CYCLE STACKS THROUGH TIME



MANY ARCHITECTURE OPTIONS




SIMULATION IN SNIPER

Execution-driven simulation


A single-process,
multithreaded
workload (v1.0)

functional
simulator
(Pin)




Trace-driven simulation

Multiple,
single-threaded
workloads (v2.0)




SIMULATION IN SNIPER WITH SIFT

Functional-directed simulation + timing-feedback



THREAD SCHEDULING AND MIGRATION



TOP SNIPER FEATURES

- Interval Model
- CPI Stacks and Interactive Visualization
- Parallel Multithreaded Simulator
- x86-64 and SSE2 support
- Validated against Core2, Nehalem
- Thread scheduling and migration
- Full DVFS support
- Shared and private caches
- Modern branch predictor
- Supports pthreads and OpenMP, TBB, OpenCL, MPI, ...
- SimAPI and Python interfaces to the simulator
- Many flavors of Linux supported (Redhat, Ubuntu, etc.)



SNIPER LIMITATIONS

- **User-level**
 - Perfect for HPC
 - Not the best match for workloads with significant OS involvement
- **Functional-directed**
 - No simulation / cache accesses along false paths
- **High-abstraction core model**
 - Not suited to model all effects of core-level changes
 - Perfect for memory subsystem or NoC work
- **x86 only**

SNIPER HISTORY

- November, 2011: SC'11 paper, first public release
- March 2012, version 2.0: Multi-program workloads
- May 2012, version 3.0: Heterogeneous architectures
- November 2012, version 4.0: Thread scheduling and migration
- December 2012, version 4.1: Visualization (2D and 3D)
- Today: 300+ downloads from 45 countries





ExaScience Lab
Intel Labs Europe



EXASCALE COMPUTING

THE SNIPER MULTI-CORE SIMULATOR INTERVAL SIMULATION

TREVOR E. CARLSON, WIM HEIRMAN, IBRAHIM HUR,
KENZO VAN CRAEYNEST AND LIEVEN EECKHOUT



[HTTP://WWW.SNIPERSIM.ORG](http://www.snipersim.org)
TUESDAY, JANUARY 22TH, 2013
HIPEAC 2013, BERLIN

OVERVIEW


- **Simulation Methodologies**
 - Trace, Integrated, Functional-directed
- **Core Models**
 - One-IPC
 - Interval
- **Interval Model and Simulation Detail**
- **CPI-Stacks**

SIMULATION METHODOLOGIES

- **Functional-First Simulation (Trace-based Simulation)**
 - No wrong-path instructions nor timing-influenced results
 - Not recommended for multithreaded applications
 - Synchronization outcomes are pre-determined instead of timing-determined
- **Timing-Directed Simulation**
 - Timing of the core drives when instructions are fetched and executed
 - Each instruction is then executed or emulated
 - Simulator handles functional support directly
- **Functional-Directed Simulation (with Timing Feedback)**
 - Introduced by COTSon (Argollo et al.)
 - Mispredicted path instructions are not taken into account
 - Check-pointing + Roll-back is therefore not needed
 - Timing model periodically corrects the speed of the simulation
- **Sniper is a hybrid: Partial Timing-/Functional-Directed**
 - Via SIFT, we are trace-based
 - But, Sniper defers to the timing model for synchronization (futexes)
 - Via SIFT, Sniper also uses flow-control to keep applications in sync

NEEDED DETAIL DEPENDS ON FOCUS

Component	Single-event time scale	Required sim time
RTL	single clock cycle	millions of cycles
OOO execution		
Core memory ops		
L1 cache access		
LLC access		
Off-socket	microseconds	seconds



ONE-IPC MODELING – TOO SIMPLE?


- Simple high-abstraction model
- Our definition of a One-IPC core model
 - Scalar, in-order issue
 - Account for non-unit instruction exec latencies
 - Perfect branch prediction
 - L1 D-cache hits are completely hidden
 - All other cache accesses incur penalty

ONE-IPC CORE MODEL


- **Alternative for memory access traces**
 - Aims to provide more-realistic access patterns
 - Allows for timing feedback
- **Nevertheless, One-IPC core models do not exhibit MLP**
 - Therefore, request rates are not as accurate as cycle-level simulators

INTERVAL MODEL

- Out-of-order core performance model with in-order simulation speed



DETAILED MODEL VS. INTERVAL SIM



Balanced architecture
Main factors in core performance:



- Parallelism exposed by ROB
- Miss events

KEY BENEFITS OF THE INTERVAL MODEL

- Models superscalar OOO execution
- Models impact of ILP
- Models second-order effects: MLP


- Allows for constructing CPI stacks

MULTI-CORE INTERVAL SIMULATION



CORE-LEVEL TIMING

NO MISS EVENTS



Instantaneous dispatch rate is determined by the longest critical path in the old window:

$$\text{Instantaneous dispatch rate} = \min (W / L, D)$$

Little's law

Assumes a balanced architecture


L = longest critical path length in cycles

W = instructions in the old window (max = ROB length)

D = maximum dispatch rate (processor width)

LONG BACK-END MISS EVENTS


ISOLATED LONG-LATENCY LOAD



S. Eyerhan et al., ACM TOCS, May 2009

LONG BACK-END MISS EVENTS


OVERLAPPING LONG-LATENCY LOADS



S. Eyerma et al., ACM TOCS, May 2009

CORE-LEVEL TIMING

LONG-LATENCY LOAD




If long-latency load (LLC miss):

core sim time += miss latency

AND walk the window to issue independent miss events: these are hidden under the long-latency load
– second-order effects


AND empty old window

I-CACHE MISS (L1, L2, TLB)



S. Eyerman et al., ACM TOCS, May 2009

CORE-LEVEL TIMING: I-CACHE/TLB




If I-cache or I-TLB miss:

core sim time += miss latency


AND empty old window

BRANCH MISPREDICTION



S. Eyerman et al., ACM TOCS, May 2009

CORE-LEVEL TIMING: BRANCH MISPREDICT




If branch misprediction:

core sim time += branch resolution time
+ front-end pipeline depth


AND empty old window

CORE-LEVEL TIMING: BRANCH MISPREDICT



Branch resolution time = longest critical path in 'old window' leading to the branch

CORE-LEVEL TIMING: SERIALIZING INSN



If serializing instruction:



core sim time += window drain time

window drain time = $\max (W / D , L)$

AND empty the old window



CYCLE STACKS

- Where did my cycles go?
- CPI stack
 - Cycles per instruction
 - Broken up in components
- Normalize by either
 - Number of instructions (CPI stack)
 - Execution time (time stack)
- Different from miss rates:
cycle stacks directly quantify
the effect on performance




CONSTRUCTING CPI STACKS

- Interval simulation:
track why time is advanced
 - No miss events
 - Issue instructions at base CPI
 - Increment base component
 - Miss event
 - Fast-forward time by X cycles
 - Increment component by X




CYCLE STACKS FOR PARALLEL APPLICATIONS

By thread: heterogeneous behavior
in a homogeneous application?




USING CYCLE STACKS TO EXPLAIN SCALING BEHAVIOR




USING CYCLE STACKS TO EXPLAIN SCALING BEHAVIOR

- Scale input: application becomes DRAM bound



USING CYCLE STACKS TO EXPLAIN SCALING BEHAVIOR

- Scale input: application becomes DRAM bound
- Scale core count: sync losses increase to 20%





ExaScience Lab
Intel Labs Europe



EXASCALE COMPUTING

THE SNIPER MULTI-CORE SIMULATOR SIMULATOR ACCURACY AND HARDWARE VALIDATION

TREVOR E. CARLSON, WIM HEIRMAN, IBRAHIM HUR,
KENZO VAN CRAEYNEST AND LIEVEN EECKHOUT



[HTTP://WWW.SNIPERSIM.ORG](http://www.snipersim.org)
TUESDAY, JANUARY 22TH, 2013
HIPEAC 2013, BERLIN


HARDWARE VALIDATION

- Why validation?
 - Debugging
 - Verifying modeling assumptions
 - Balance between accuracy and generality
 - e.g.: loop buffer in Nehalem/Westmere;
uop-cache in Sandy Bridge
- Current status:
 - Validated against Core2 (internal, results @ SC'11)
 - Nehalem ongoing (public version)

EXPERIMENTAL SETUP

- **Benchmarks**
 - Complete SPLASH-2 suite
 - 1 to 16 threads
 - Linux pthreads API
 - Extensive use of microbenchmarks to tune parameters and track down problems
- **Hardware**
 - Four-socket Intel Xeon X7460 machine
 - Core2 (45nm, Penryn) with 6 cores/socket

EXPERIMENTAL SETUP: ARCHITECTURE



HINTS FOR COMPARING TO HARDWARE

- Threads are pinned to their own core

```
pthread_setaffinity_np()
```

- Steepest is disabled

```
echo performance > /sys/devices/system/cpu/*/cpufreq/  
scaling_governor
```

- Turbo mode, Hyperthreading disabled


- BIOS setting

- Use hardware performance counters


- But can be difficult to interpret

- Overlapping cache misses (HW) vs. hits (Sniper)

INTERVAL PROVIDES NEEDED ACCURACY




raytrace



The interval core model provides consistent accuracy of 25% avg. abs. error, with a minimal slowdown

INTERVAL: GOOD OVERALL ACCURACY

16 cores




Good accuracy for the entire benchmark suite

INTERVAL: BETTER RELATIVE ACCURACY


- Application scalability is affected by memory bandwidth
- Interval model provides more realistic memory request streams, which results in a more accurate scaling prediction

barnes



oneIPC —+— hardware ---*---
interval ---x---


water.nsq




oneIPC —+— hardware ---*---
interval ---x---

APPLICATION OPTIMIZATION


- Splash2-Raytrace shows very bad scaling behavior
- CPI stack shows why: heavy lock contention
- Conversion to use locked increment instruction helps



hardware —+—
interval - -x- -
hardware-opt ···*···
interval-opt ···□···




SIMULATOR PERFORMANCE





SYNCHRONIZATION VARIABILITY

Execution time variability




Variability due to relaxed synchronization is application specific

SYNCHRONIZATION: SPEED VS. ACCURACY



Speed vs. simulation accuracy for barrier quanta of 10 ns, 100 ns, 1 μs, 10 μs, 100 μs and 1 ms



FLEXIBILITY TO CHOOSE NEEDED FIDELITY



MANY-CORE SIMULATIONS

High simulation speed up to 1024 simulated cores



- Efficient simulation: L1-based benchmarks execute faster
- Host system: dual-socket Xeon X5660 (6-core Westmere), 96 GB RAM



heat-1 —+—
heat-5 —x—
heat-9 —*—
heat-5-noic —□—
fft —■—
indep —●—
fft-noicache —◆—

heat-1 —+—
heat-5 —x—
heat-9 —*—
heat-5-noic —□—
fft —■—
indep —●—
fft-noicache —◆—

VALIDATING FOR NEHALEM



NEHALEM VALIDATION

- Currently working to validate additional modern systems
 - The end goal is to improve both the interval model accuracy as well as the overall Sniper accuracy for both the core and uncore
 - Ongoing work which unfortunately takes quite a bit of time
- Recent example: radix
 - CVT* instructions were not properly modeled
 - Defaults to 1 cycle, but they are actually 3 to 6 cycles
 - Adding CVT* instructions improved error: 33% to 4%



ExaScience Lab
Intel Labs Europe



EXASCALE COMPUTING

THE SNIPER MULTI-CORE SIMULATOR RUNNING SIMULATIONS AND PROCESSING RESULTS

WIM HEIRMAN, TREVOR E. CARLSON,
KENZO VAN CRAEYNEST, IBRAHIM HUR AND LIEVEN EECKHOUT



[HTTP://WWW.SNIPERSIM.ORG](http://www.snipersim.org)
TUESDAY, JANUARY 22TH, 2013
HIPEAC 2013, BERLIN

OVERVIEW

- Obtain and compile Sniper
- Running
- Configuration
- Simulation results
- Interacting with the simulation
 - SimAPI: application
 - Python scripting

RUNNING SNIPER

- Download Sniper

- <http://snipersim.org/w/Download>

- Download tar.gz
- Git clone

```
~/sniper$ export GRAPHITE_ROOT=$(pwd)
```

```
~/sniper$ make
```

- Running an application

```
~/sniper$ ./run-sniper -- /bin/true
```

```
~/sniper/test/fft$ make run
```


RUNNING SNIPER

- Integrated benchmarks distribution

- http://snipersim.org/w/Download_Benchmarks

- ~/benchmarks\$ export BENCHMARKS_ROOT=\$(pwd)

- ~/benchmarks\$ make

- ~/benchmarks\$./run-sniper -p splash2-fft \
-i small -n 4

- Standardizes input sets and command lines
- Includes SPLASH-2, PARSEC

INTEGRATION WITH BENCHMARKS

- To add a new benchmark
 - Add source code
 - Add `__init__.py` file
 - Provides application invocation details
 - Define input sets (e.g.: test, small, large)
 - Mark the ROI region
 - Simple example: see `local/pi`

MULTI-PROGRAMMED WORKLOADS

- Recording traces (SIFT format)

```
$ ./record-trace -o fft -- test/fft/fft -p1
```

- Limited trace, by instruction count:

Fast-forward (-f), detailed length (-d), block size (-b)

```
$ ./record-trace -o fft -f 1e9 -d 1e9 -b 1e8 \  
-- test/fft/fft -p1 -m20
```

- Running traces

```
$ ./run-sniper -c gainestown -n 4 \  
--traces=gcc.sift,swim.sift,\  
swim.sift,quake.sift
```

REGION OF INTEREST

- Skip benchmark initialization and cleanup
- Mark code with ROI begin / end markers
 - `SimRoiStart()` / `SimRoiEnd()` in your own application
 - `$./run-sniper --roi -- test/fft/fft`
- Already done in benchmarks distribution
 - `benchmarks/run-sniper` implies `--roi`
 - Use `--no-roi` to override
- Cache warming during pre-ROI period
 - Use `--no-cache-warming` to override

CONFIGURATION

- Stackable configuration files (run-sniper -c) and explicit command-line options (-g)
 - Template configurations in sniper/config/*.cfg (-c name)
 - Your own local configuration files (-c filename.cfg)
 - Explicit option: -g --section/key=value
- Multiple configuration files, and -g options, can be combined
 - Config files specified later on the command line take precedence
 - config/base.cfg is always included
 - If no -c option is provided, config/gainestown.cfg is the default (quad-core Nehalem-based Xeon)
- Complete configuration is stored in sim.cfg after each run

CONFIGURATION

- Example configuration: largecache.cfg

```
[perf_model/l3_cache]  
cache_size = 16384 # KB
```

```
$ run-sniper -c gainestown -c largecache.cfg
```

- Equivalent to:

```
$ run-sniper -c gainestown \  
-g --perfmodel/l3_cache/cache_size=16384
```

SIMULATION RESULTS

- Files created after each simulation:
 - **sim.cfg**: all configuration options used for this run (includes defaults, all -c and -g options)
 - **sim.out**: basic statistics (number of cycles, instructions per core, cache access and miss rates, ...)
 - **sim.stats[.sqlite3]**: complete set of all recorded statistics at key points in the simulation (start, roi-begin, roi-end, stop)
- Use the `sniper_lib` Python package for parsing

SIMULATION RESULTS

`sniper_lib.get_results()` parses `sim.cfg`, `sim.stats` and returns configuration and statistics (roi-end – roi-begin) for all cores

```
~/sniper/tools$ python
> import sniper_lib
> results = sniper_lib.get_results(resultsdir = '..')
> print results
{'config': {'general/total_cores': '64',
            'perf_model/core/frequency': '2.66', ...},
 'results': {'performance_model.instruction_count': [123],
            'performance_model.elapsed_time': [23000000], ...}}
```


SIMULATION RESULTS

- Let's compute the IPC for core 0
- Core frequency is variable (DVFS)
so cycle count has to be computed
 - Time is in femtoseconds, frequency in GHz


```
> instrs = results['results']  
           ['performance_model.instruction_count'][0]  
> cycles = results['results']  
           ['performance_model.elapsed_time'][0]  
           * float(results['config']['perf_model/core/frequency'])  
           * 1e-6 # femtoseconds -> nanoseconds  
> ipc = instrs / cycles  
2.0
```

SIMULATION RESULTS


- CPI stacks (user of sniper_lib)

```
$ ./tools/cpistack.py [--time|--cpi|--abstime]
```

	CPI	CPI %	Time %
Core 0			
depend-int	0.20	23.42%	23.42%
depend-fp	0.16	18.94%	18.94%
branch	0.12	14.04%	14.04%
ifetch	0.04	4.16%	4.16%
mem-l1d	0.21	24.41%	24.41%
mem-l3	0.02	2.72%	2.72%
mem-dram	0.05	5.73%	5.73%
sync-mutex	0.02	2.59%	2.59%
sync-cond	0.03	3.01%	3.01%
other	0.01	0.97%	0.97%
total	0.84	100.00%	0.00s
Core 1			
depend-int	0.20	23.92%	23.92%
depend-fp	0.16	18.79%	18.79%
branch	0.12	13.72%	13.72%
mem-l1d	0.20	24.06%	24.06%
mem-l3	0.06	6.79%	6.79%
sync-mutex	0.04	5.22%	5.22%
sync-cond	0.05	5.60%	5.60%
other	0.02	1.89%	1.89%
total	0.85	100.00%	0.00s



INTERACTING WITH SNIPER



SIMAPI IMPLEMENTATION

- Magic instructions allow the application to talk to the simulator directly

```
__asm__ __volatile__ (  
    "xchg %%bx, %%bx\n"  
    : "=a" (_res)      /* output    */  
    : "a" (_cmd),  
      "b" (_arg0),  
      "c" (_arg1)     /* input    */  
    );                /* clobbered */
```

- Pin intercepts this instruction and passes control to the simulator
- Command and arguments passed through rax/rbx/rcx registers, result in rax

APPLICATION SIMAPI

- Calling simulator API functions from your C program

```
#include <sim_api.h>
```

- SimInSimulator()

- Return 1 when running inside Sniper, 0 when running natively

- SimGetProcid()

- Return processor number of caller

- SimRoiStart() / SimRoiEnd()

- Start/end detailed mode (when using ./run-sniper --roi)

- SimSetFreqMHz(proc, mhz) / SimGetFreqMHz(proc)

- Set / get processor frequency (integer, in MHz)

- SimUser(cmd, arg)

- User-defined function

PYTHON SCRIPTING

- Scripts are run on simulator startup
 - Register hooks: callbacks when certain events happen during the simulation
 - See `common/system/hooks_manager.h` for all available hooks
- Use an existing script from `sniper/scripts/*.py`:
`./run-sniper -s scriptname`
- Or your own script:
`./run-sniper -s myscriptname.py`
- Use `sim` package for convenience wrappers

PYTHON SCRIPTING

- Low-level script
- Execute “foo” at each barrier synchronization

```
import sim_hooks
def foo(t):
    print 'The time is now', t
sim_hooks.register(sim_hooks.HOOK_PERIODIC, foo)
```

PYTHON SCRIPTING

- Higher-level script
- Execute “foo” at each barrier synchronization

```
import sim
class Class:
    def hook_periodic(self, t):
        print 'The time is now', t
sim.util.register(Class())
```


PYTHON SCRIPTING

- High-level script: execute “foo” every X ms
- Pass in parameter using
`./run-sniper -s myscript.py:X`

```
import sim
class Class:
    def setup(self, args):
        sim.util.Every(long(args)*sim.util.Time.MS,
                       self.periodic)
    def periodic(self, t, t_delta):
        print 'The time is now', t
        print 'Elapsed time since last call', t_delta
sim.util.register(Class())
```

PYTHON SCRIPTING

- Access configuration, statistics, DVFS
- Live periodic IPC trace:
 - See `scripts/ipctrace.py` for a more complete example

```
class IPCTracer:
    def setup(self, args):
        sim.util.Every(1*sim.util.Time.US, self.periodic)
        self.instrs_prev = 0
    def periodic(self, t, t_delta):
        freq = sim.dvfs.get_frequency(0)
        cycles = t_delta * freq * 1e-9 # fs * MHz -> cycles
        instrs = long(sim.stats.get('performance_model', 0,
                                    'instruction_count'))
        print 'IPC =', (instrs - self.instrs_prev) / cycles
        self.instrs_prev = instrs
```

PYTHON & MAGIC INSTRUCTIONS

- Communicate information between application and Python script
 - E.g.: simulated hardware performance counters

- Application:

```
uint64_t ninstrs = SimUtil(0xdeadbeef, SimGetProcId())
```

- Python script:

```
class PerfCtr:  
    def setup(self):  
        sim.util.register_command(0xdeadbeef, self.compute)  
    def compute(self, arg):  
        return sim.stats.get('performance_model', arg,  
                              'instruction_count')
```



ExaScience Lab
Intel Labs Europe



EXASCALE COMPUTING

THE SNIPER MULTI-CORE SIMULATOR RECENT UPDATES AND FEATURES

TREVOR E. CARLSON, WIM HEIRMAN, IBRAHIM HUR,
KENZO VAN CRAEYNEST AND LIEVEN EECKHOUT

[HTTP://WWW.SNIPERSIM.ORG](http://www.snipersim.org)
TUESDAY, JANUARY 22TH, 2013
HIPEAC 2013, BERLIN



VISUALIZATION

Sniper generates quite a few statistics,
but only with text is it difficult to understand
performance details


```
periodic-0.L2[1].hits-prefetch 54
periodic-0.L2[2].hits-prefetch 8
periodic-0.L2[0].evict-prefetch 56594
periodic-0.branch_predictor[0].num-correct 3373827
periodic-0.branch_predictor[1].num-correct 1363
periodic-0.branch_predictor[2].num-correct 294
periodic-0.branch_predictor[0].num-incorrect 161987
periodic-0.branch_predictor[1].num-incorrect 112
periodic-0.branch_predictor[2].num-incorrect 29
periodic-0.L1-D[0].loads-where-L1 8969301
periodic-0.L1-D[1].loads-where-L1 2063
periodic-0.L1-D[2].loads-where-L1 196
periodic-0.L1-D[0].loads-where-L2 54731
periodic-0.L1-D[1].loads-where-L2 62
periodic-0.L1-D[2].loads-where-L2 1
periodic-0.L1-D[0].stores-where-L3_S 1
periodic-0.L1-D[1].stores-where-L3_S 5
periodic-0.L1-D[2].stores-where-L3_S 5
periodic-0.L1-D[0].stores 9095
periodic-0.L1-D[1].stores 7
periodic-0.L1-D[2].stores 5
--More-- (0%)
```

Text output from Sniper (sim.stats)

VISUALIZATION: INITIAL SOLUTION

Solution? Visualization.


But, is there still
a problem here?



Original CPI stacks in Sniper:
Normalized, aggregate across all cores

VISUALIZATION: BETTER SOLUTIONS NEEDED

How do we efficiently handle the case of 100's of cores per node?



VIZ: CYCLES STACKS IN TIME

Options

Simple Normalized
 Detailed Absolute CPI


Smoothing

Show IPC graph

Cycles (%)

Time

Markers




- imbalance-end
- imbalance-start
- sync-unscheduled
- sync-sleep
- sync-futex
- mem-dram
- mem-remote
- mem-l3
- mem-l2
- mem-l1d
- ifetch
- branch
- serial
- issue-port015
- issue-port5
- issue-port34
- issue-port2
- issue-port1
- issue-port0
- depend-branch
- depend-fp
- depend-int
- dispatch_width
- base

Legend

IPC Visualization

Slider

Smoothing




Viz: McPAT OUTPUT OVER TIME


- Power (W)
- Energy (J)
- Energy (%)

Smoothing


Show IPC graph





Smoothing



3D VISUALIZATION: IPC vs. TIME vs. CORE




3D VISUALIZATION: IPC VS. TIME VS. CORE



ARCHITECTURE TOPOLOGY VISUALIZATION

- System topology information
 - With IPC/MPKI/APKI stats for each component



McPAT SPEED-UPS

- Initially integrated into Sniper 3.02
 - From Heirman et al., PACT 2012 publication
- Allows for energy and power evaluation
- A new patch caches CACTI results, speeding up simulations
- All 64-bit versions of Sniper, 3.02 and later, when updated with the new McPAT binary, support these new updates

MPI WORKLOADS


- Single-node shared-memory MPI is now supported

- MPICH2 and derivatives (Intel MPI, etc.)

- Add `--mpi` to the Sniper options when running `mpirun`

- Example:

- ```
~/sniper/test/mpi$../../run-sniper --mpi -n 4 \
-c gainestown -- mpirun -np 4 ./pi
```





# THREAD SCHEDULING

- Thread scheduling support was added to Sniper
- The pinned scheduler is now the default
  - Allows for the periodic rescheduling of threads on a single core (no migrations take place)
    - `--scheduler/type=pinned`
- Additionally allows for masking of cores available for scheduling via hetero configuration options
  - Use only cores 0, 2, 3 and 7:
    - `--scheduler/pinned/core_mask=1,0,1,1,0,0,0,1`

# DEFINING HETEROGENEOUS CONFIGURATIONS

- Traditional heterogeneous configuration options
  - Defining core parameters
    - perf\_model/core/interval\_timer/window\_size=16,128,16,128
    - perf\_model/core/interval\_timer/dispatch\_width=2,4,2,4
  - Identify core type by examining core parameters
    - Sim()->getCfg()->
    - getBoolArray ("perf\_model/core/interval\_timer/window\_size", coreId)
- Typically, keeping track of parameters:
  - gets complicated quickly
  - Is quite error prone



# DEFINING HETEROGENEOUS CONFIGURATIONS: TAGS

- Defining tags
  - Option 1: manually assign tags to core
    - `--tags/core/big=0,1,0,1`
    - `--tags/core/small=1,0,1,0`
  - Option 2: use heterogeneous cfg files
    - Add `“-c big.cfg,small,big,small”` to `run-sniper`
    - Automatically creates tags and heterogeneous configuration
- Using tags
  - `Sim()->getTagsManager()->hasTag("core", coreId, "small");`
  - `Sim()->getTagsManager()->hasTag("core", coreId, "big");`

# BIGSMALL SCHEDULER

- Provided as a demo/starting point for dynamic scheduling
  - Uses TagsManager to identify core types
    - Recommended because of flexibility
- Randomly reschedule threads between big and small cores
  - By sorting cores based on random values
  - Remapping
- Change cfg files and replace random policy with something more sensible that suits your needs
  - Memory cycles [Kumar et al.,2010], IPC [Becchi and Crowley,2008], predicted slowdown [Van Craeynest et al., 2012]



**ExaScience Lab**  
Intel Labs Europe



**EXASCALE COMPUTING**

# THE SNIPER MULTI-CORE SIMULATOR HANDS-ON DEMO

TREVOR E. CARLSON, WIM HEIRMAN,  
MATHIJS ROGIERS, KENZO VAN CRAEYNEST AND  
LIEVEN EECKHOUT



[HTTP://WWW.SNIPERSIM.ORG](http://www.snipersim.org)  
TUESDAY, JANUARY 22<sup>TH</sup>, 2013  
HIPEAC 2013, BERLIN

# SNIPER DEMO

---

- Downloading
- Compiling
- Running a demo application
- Evaluating Performance
  - CPI Stacks
- Configuration and Run-time Modifications
  - Configuration files
  - Python scripting
  - ROI markers and Magic instructions

# REFERENCES

---

- Sniper website
  - <http://snipersim.org/>
- Download
  - <http://snipersim.org/w/Download>
  - [http://snipersim.org/w/Download Benchmarks](http://snipersim.org/w/Download_Benchmarks)
- Getting started
  - [http://snipersim.org/w/Getting Started](http://snipersim.org/w/Getting_Started)
- Questions?
  - <http://groups.google.com/group/snipersim>
  - [http://snipersim.org/w/Frequently Asked Questions](http://snipersim.org/w/Frequently_Asked_Questions)